

Artemis Veizi

aveizi@stanford.edu | (703) 462-0980 | [linkedin.com/in/artemisveizi](https://www.linkedin.com/in/artemisveizi)

EDUCATION	Stanford University Expected Dec 2027 M.S. Computer Science (Artificial Intelligence) GPA: 4.225/4.0 Coursework: AI Measurement Science, Continuous Mathematical Methods for ML, Algorithmic Fairness Projects: Person-Fit Statistics as a Black-Box Detector for LLM Sandbagging on Hazardous-Capability Benchmarks, Cold-Start Predictive Evaluation on AI Benchmarks, Bayesian Marathon Time Prediction
	Princeton University Class of 2023 B.S.E. Electrical and Computer Engineering (Computer Systems) GPA: 3.81/4.0 Senior Thesis: "ML for Network Optimization: Buffer Sizing via Reinforcement Learning" Advised by Dr. Maria Apostolaki Honors: G. David Forney Jr. Thesis Prize, Sigma Xi, magna cum laude
SKILLS	Languages & Frameworks: Python, C++, C, PyTorch, TensorFlow, scikit-learn, Jupyter AI/ML: reinforcement learning, constrained optimization, quantitative model evaluation, anomaly detection
EXPERIENCE	Apple, Inc. Silicon Engineering Group Cupertino, CA Silicon Validation Engineer August 2023–Present - Built and maintained data processing and validation pipelines for large-scale SoC performance datasets, ensuring data integrity across test platforms and identifying anomalies in silicon measurement data. - Developed ML pipeline combining on-device simulated annealing with off-device reinforcement learning for silicon validation; extended optimization tool across multiple test platforms. Presented in Apple-Yesinternal research forum. - Designed and implemented quantitative evaluation frameworks for validation data, applying statistical methods to detect measurement inconsistencies and optimize test coverage.
	<i>Silicon Validation Engineering Intern</i> May 2022–August 2022 - Explored warm-start and other key improvements for on-device optimization algorithm, reducing memory requirements for resource-constrained embedded deployment. - Built Python data processing pipeline for SoC performance data analysis and visualization.
	<i>Silicon Validation Engineering Intern</i> June 2020–May 2021 - Designed and implemented a lightweight simulated annealing algorithm in C for resource-constrained embedded environments, targeting SOC performance counters to optimize validation workloads. - Achieved 92% average reduction in bug time-to-failure, significantly expediting validation workflows.
EXTRA–CURRICULAR ACTIVITIES	Co-Founder & Co-Chair, Early Career Professionals at Apple (2023–2025) Lab Teaching Assistant, ECE302: Robotic and Autonomous Systems Lab (2023) Princeton Varsity Women's Lightweight Rowing, D1 (2018–2023) IRA All-Academic Team (2022, 2023) Writing Center Fellow, Princeton University Writing Center (2019–2022)
INTERESTS	Albanian (first language), French (fluent), billiards, road cycling, trail running, sourdough.